Phone
: 
Mail :
editorsijrar@gmail.com
Current Issue
Issue
| Paper Id | Name of Topic | Author | Subject | View | View |
|---|---|---|---|---|---|
| IJRAR900001 | Design and Analysis of Enhanced Power Gating Technique to Reduce Leakage Power and Ground Bounce Noise for CMOS Applications | G.Manikannan & P.Prabakaran | Engineering | Paper | Certificate |
This work is licensed under a Creative Commons Attribution 4.0 International License
Disclaimer : Articles on IJRAR have been previewed and authenticated by the Authors before sending the publication for print. The Journal, Editor and the editorial board are not entitled or liable to either justify or responsible for inaccurate and misleading data if any. It is the sole responsibility of the Author concerned. If any queries or infringement occurs, subject to Bhavnagar jurisdiction.
Copyright © 2026 - IJRAR